
RTD Embedded Technologies, Inc. | www.rtd.com 18 FPGA35S6 User’s Manual
4.3 Connectors and Jumpers
P2 & P3: Digital I/O Connector
Connector Part #: VALCONN HDB-62S Mating Connector: VALCONN HDB-62P
Connectors P2 and P3 each provide 24 digital I/O lines, along with a +5V pin and ground pins. All I/O have pull up/pull down resistors that are
controlled by jumper options, also shown in the table. These signals are 5V tolerant. The signal names reflect the signal names I n the Xilinx
UCF file with the device pin out.
P2 and P3 are attached to Bank 2 and 0 respectively, and support any of the Spartan 6 I/O Standards that use a 3.3V V
CCO
and no reference
voltage. This includes LVTTL, LVCMOS33, and LVDS_33 input and output.
Connector P2 also provides a connection to the Xilinx JTAG programming header. This connector header mates with the Xilinx OEM
programming cable through an adapter cable. The adapter cable is provided when purchasing the Starter Kit.
Table 11: P2 and P3 Pin Assignments
Comentarios a estos manuales