
RTD Embedded Technologies, Inc. | www.rtd.com 19 FPGA35S6 User’s Manual
Table 11: P2 and P3 Pin Assignments
P4: High Speed Digital I/O Connector
Connector Part #: VALCONN HDB-62S Mating Connector: VALCONN HDB-62P
Connector P4 provides 40 digital I/O lines, along with a +5V pin and ground pins. These signals are 3.3V tolerant. The signal names reflect the
signal names I n the Xilinx UCF file with the device pin out.
P4 is attached to Bank 1, and supports any of the Spartan 6 I/O Standards that use a 3.3V V
CCO
and no reference voltage. This includes
LVTTL, LVCMOS33 input and output, and LVDS_33 input. LVDS output is not supported in Bank 1.
Table 12: P4 Pin Assignments
Comentarios a estos manuales